




Set-A Question 02

$R_i = 12\text{ K}\Omega$, $R_2 = pR = 30\text{ K}\Omega$, and $C = 0.1\text{ }\mu\text{F}$

$+V_{sat}(V_H) = +13\text{ V}$ and $-V_{sat}(V_L) = -13\text{ V}$

$$(a) V_{UT} = \frac{-R}{R_2} * (V_L) = \frac{13}{3} = 4.333\text{V}$$

$$V_{LT} = \frac{-R}{R_2} * (V_H) = \frac{-13}{3} = -4.333\text{V}$$

$$(b) T_1 = R_i * C * \frac{V_{UT} - V_{LT}}{V_H} = 12k * 0.1u * \frac{4.33 + 4.33}{13} = 0.8\text{ ms}$$

$$T_2 = R_i * C * \frac{V_{LT} - V_{UT}}{V_L} = 12k * 0.1u * \frac{-4.33 - 4.33}{-13} = 0.8\text{ ms}$$

$$T = T_1 + T_2 = 1.6\text{ms}$$

$$F = \frac{1}{T_1 + T_2} = 625\text{ Hz}$$

$$\text{Duty Cycle} = \frac{T_1}{T_1 + T_2} = 0.5$$

(c) $C = 0.2\text{ }\mu\text{F}$ to make $T = 3.2\text{ms}$ (It simply doubles)

Set B Question 01

$R_i = 6\text{ K}\Omega$, $R_2 = pR = 40\text{ K}\Omega$, and $C = 0.2\text{ }\mu\text{F}$

$+V_{sat}(V_H) = +10\text{ V}$ and $-V_{sat}(V_L) = -10\text{ V}$

$$(a) V_{UT} = \frac{-R}{R_2} * (V_L) = \frac{10}{4} = 2.5\text{V}$$

$$V_{LT} = \frac{-R}{R_2} * (V_H) = \frac{-10}{4} = -2.5\text{V}$$

$$(b) T_1 = R_i * C * \frac{V_{UT} - V_{LT}}{V_H} = 6k * 0.2u * \frac{2.5 + 2.5}{10} = 0.6\text{ ms}$$

$$T_2 = R_i * C * \frac{V_{LT} - V_{UT}}{V_L} = 6k * 0.2u * \frac{-2.5 - 2.5}{-10} = 0.6\text{ ms}$$

$$T = T_1 + T_2 = 1.2\text{ ms}$$

$$F = \frac{1}{T_1 + T_2} = 833.33\text{ Hz}$$

$$\text{Duty Cycle} = \frac{T_1}{T_1 + T_2} = 0.5$$

(c) $C = 0.1\text{ }\mu\text{F}$ to make $T = 0.6\text{ ms}$ (It simply halves)

Set A, Question 1

(a) As we neglected base currents of all the transistors,

$$I_{R3} = I_{R4}$$

$$\Rightarrow \frac{0 - V_R}{R_3} = \frac{V_R - 0.7 - V_-}{R_4}$$

$$\Rightarrow \frac{-V_R}{0.7} = \frac{V_R - 0.7 - (-4.1)}{1.3}$$

$$\Rightarrow \boxed{V_R = -1.19 \text{ V}}$$

(c) Logic LOW (of V_{NOR}) calculation

at least one of V_x, V_y is HIGH.

WLOG, suppose $V_x = \text{HIGH} (= -0.7 \text{ V})$

$$\Rightarrow V_E = V_x - 0.7 = -1.4 \text{ V}$$

$$\therefore I_{RE} = \frac{V_E - V_-}{R_E} = 3 \text{ mA}$$

$$\therefore V_{C1} = -I_{RE} \times R_{C1} = -3 R_{C1}$$

$$\text{and } V_{NOR} = V_{C1} - 0.7 = -3 R_{C1} - 0.7$$

$$\text{Now, } V_{NOR}(\text{Low}) = V_{OR}(\text{Low}) = -1.805$$

$$\Rightarrow -3 R_{C1} - 0.7 = -1.805$$

$$\Rightarrow \boxed{R_{C1} = 0.368 \text{ k}\Omega}$$

(b)

(i) Logic HIGH calculation.

at least one of V_x, V_y is HIGH

so, $I_{R2} = 0$ & Q_R : Cut-off

$$\Rightarrow V_{CR} = 0$$

$$\Rightarrow V_{OR} = 0 - 0.7 = -0.7$$

$$\boxed{\text{Logic HIGH level} = -0.7}$$

(ii) Logic LOW calculation

$$V_x = V_y = \text{LOW}$$

so, $I_{R2} = I_{RE}$ & Q_R : F.A.

$$\text{As, } V_R = -1.19 \text{ V, } V_E = V_R - 0.7 = -1.89 \text{ V}$$

$$\therefore I_{RE} = \frac{-1.89 - V_-}{R_E} = 2.456 \text{ mA}$$

$$\therefore V_{CR} = -I_{RE} \times R_{C2} = -1.105 \text{ V}$$

$$\therefore V_{OR} = V_{CR} - 0.7 = -1.805 \text{ V}$$

$$\boxed{\therefore \text{Logic Low level} = -1.805 \text{ V}}$$

Logic HIGH for both V_{OR}, V_{NOR} is -0.7

Set B, Question 2

(a) As we neglected base currents of all the transistors,

$$\begin{aligned} I_{R3} &= I_{R4} \\ \Rightarrow \frac{0 - V_R}{R_3} &= \frac{V_R - 0.7 - V_-}{R_4} \\ \Rightarrow \frac{-V_R}{0.5} &= \frac{V_R - 0.7 - (-4.5)}{1.5} \\ \Rightarrow \boxed{V_R = -0.95V} \end{aligned}$$

(c) Logic LOW (of V_{NOR}) calculation

at least one of V_x, V_y is HIGH.

WLOG, suppose $V_x = \text{HIGH} (= -0.7)$

$$\Rightarrow V_E = V_x - 0.7 = -1.4V$$

$$\therefore I_{RE} = \frac{V_E - V_-}{R_E} = 3.875V$$

$$\therefore V_{C1} = -I_{RE} \times R_{C1} = -3.875 R_{C1}$$

$$\text{and } V_{NOR} = V_{C1} - 0.7 = -3.875 R_{C1} - 0.7$$

$$\text{Now, } V_{NOR}(\text{Low}) = V_{OR}(\text{Low}) = -3.087V$$

$$\Rightarrow -3.875 R_{C1} - 0.7 = -3.087$$

$$\Rightarrow \boxed{R_{C1} = 0.616 \text{ k}\Omega}$$

(b)

(i) logic HIGH calculation.

at least one of V_x, V_y is HIGH

so, $I_{Rc2} = 0$ & Q_R : Cut-off

$$\Rightarrow V_{CR} = 0$$

$$\Rightarrow V_{OR} = 0 - 0.7 = -0.7$$

$$\therefore \boxed{\text{logic HIGH} = -0.7 \text{ level}}$$

(ii) logic LOW calculation

$$V_x = V_y = \text{LOW.}$$

so, $I_{Rc2} = I_{RE}$ & Q_R : F.A.

$$\text{As, } V_R = -0.95V, V_E = V_R - 0.7 = -1.65$$

$$\begin{aligned} \therefore I_{RE} &= \frac{-1.65 - V_-}{R_E} \\ &= 3.5625 \text{ mA.} \end{aligned}$$

$$\begin{aligned} \therefore V_{CR} &= -I_{RE} \times R_{C2} \\ &= -2.387V \end{aligned}$$

$$\therefore V_{OR} = V_{CR} - 0.7 = -3.087V$$

$$\therefore \boxed{\text{logic Low} = -3.087V \text{ level}}$$

logic HIGH
for both
 V_{OR}, V_{NOR}
is -0.7

Question 4

The enhancement-load NMOS compound gate in figure 4 has 2 input transistors, T_1 and T_2 with inputs V_1 and V_2 respectively. The transistor parameters are $K_n = 0.2 \text{ mA/V}^2$, $V_{TN1} = 0.4 \text{ V}$, $V_{TN2} = 1 \text{ V}$, $V_{TNL} = 0.9 \text{ V}$. Also, The 2-input NMOS compound gate in Figure 4 gives an output of **logical 1** (4 V) only when both inputs are **logical 0** (0 V) [20]




Figure 4




Figure 5

CO2	(a)	Find the truth table for the logic gate in figure 4 and derive the expression for output V_0	[2+2]
CO2	(b)	Find the operating mode of the load NMOS transistor in figure 4.	[4]
CO2	(c)	In figure 4 determine the value of v_0 in V for $V_1 = V_2 = 4 \text{ V}$	[4]
CO2	(d)	Design an equivalent CMOS logic circuit of Figure 5. (hint: derive the boolean expression for output Y and use that to design NMOS and PMOS networks for the boolean expression)	[4+4]

a) Truth table :

V_1	V_2	V_0
0	0	1
0	1	0
1	0	0
1	1	0

2 marks

$$v_0 = \overline{v_1} \cdot \overline{v_2} = \overline{v_1 + v_2} \quad (\text{NOR gate})$$

2 marks

b) $V_{DS} \geq V_{GS} - V_{TN} \rightarrow V_{GS} = V_{DS}$
 [saturation] As, $V_{DS} > V_{DS} - V_{TN}$; M_L always in saturation.

4 marks

c) $V_1 = V_2 = 4 \text{ V}$

$$I_{DL} = I_{D1} + I_{D2}$$

$$\Rightarrow K_n (V_{GS} - V_{TN})^2 = K_n [2(V_{GS1} - V_{TN1})V_{DS1} - V_{DS1}^2] + K_n [2(V_{GS2} - V_{TN2})V_{DS2} - V_{DS2}^2]$$

$$\Rightarrow (V_{DD} - V_0 - V_{TNL})^2 = [2(4 - 0.4)V_0 - V_0^2] + [2(4 - 1)V_0 - V_0^2]$$

$$\Rightarrow (4 - V_0 - 0.9)^2 = 7.2V_0 - V_0^2 + 6V_0 - V_0^2$$

$$\Rightarrow (3.1 - V_0)^2 = 13.2V_0 - 2V_0^2$$

$$\Rightarrow 9.61 - 6.2V_0 + V_0^2 - 13.2V_0 + 2V_0^2 = 0$$

$$\Rightarrow 3V_0^2 - 19.4V_0 + 9.61 = 0$$

$$\Rightarrow V_0 = 5.92 \text{ V} \times > V_{DD}$$

$$\textcircled{1} V_0 = 0.540 \text{ V}$$

SETA

4 marks

SETB

$V_1 = V_2 = 5 \text{ V}$

$$\Rightarrow (5 - V_0 - 0.9)^2 = 9.2V_0 - V_0^2 + 8V_0 - V_0^2$$

$$\Rightarrow (4.1 - V_0)^2 = 17.2V_0 - 2V_0^2$$


$$\Rightarrow 16.81 - 8.2V_0 + V_0^2 - 17.2V_0 + 2V_0^2 = 0$$

$$\Rightarrow 3V_0^2 - 25.4V_0 + 16.81 = 0$$


$$\Rightarrow V_0 = 7.74 \text{ V} \times > V_{DD}$$

$$\textcircled{1} V_0 = 0.729 \text{ V}$$


4 marks



$$Y = (A+B)C + D$$



$$Y = (AB + C)D$$



Set – A / Question 3

(a) Step size = $8V/7 = 1.1429V$

Quantization Range	Encoding
<1.1429V	000
1.1429V-2.2857V	001
2.2857V-3.4286V	010
3.4286V-4.5714V	011
4.5714V-5.7143V	100
5.7143V-6.8571V	101
6.8571V-8V	110
>8V	111

(b) Here, $V_{REF} = 4V$

$$V_O = -V_{REF}(b_2 + \frac{b_1}{2} + \frac{b_0}{4})$$

Encoding	V_O
000	0V
001	-1V
010	-2V
011	-3V
100	-4V
101	-5V
110	-6V
111	-7V

(c)

V_{IN}	Encoding	V_O
3.5V	011	-3V
6.7V	101	-5V

Set – B Question 4

(a) Step size = $16V/7 = 2.2857V$

Quantization Range	Encoding
<2.2857V	000
2.2857V-4.5714V	001
4.5714V-6.8571V	010
6.8571V-9.1428V	011
9.1428V-11.4285V	100
11.4285V-13.7143V	101
13.7143V-16V	110
>16V	111

(b) Here, $V_{REF} = 8V$

$$V_O = -V_{REF}(b_2 + \frac{b_1}{2} + \frac{b_0}{4})$$

Encoding	V_O
000	0V
001	-2V
010	-4V
011	-6V
100	-8V
101	-10V
110	-12V
111	-14V

(c)

V_{IN}	Encoding	V_O
5.5V	010	-4V
7.8V	011	-6V